

FIG. 1




FIG. 2




FIG. 3A

Instruction format




FIG. 3B




FIG. 3C




FIG. 4




FIG. 5A

Instruction map A (corresponding to oscillation clock cycle)





FIG. 5B

Instruction map B (corresponding to oscillation clock cycle divided by two)





FIG. 6A




FIG. 6B




FIG. 6C




FIG. 7A





FIG. 7B



*0: Frequency control signal for setting sysclk to oscillation clock cycle of oscin
 *1: Frequency control signal for setting sysclk to oscillation clock cycle divided by two of oscin

FIG. 8A





FIG. 8B

set fast/set slow + preceding not-more-than-2-cycle instruction
 = add control bit to instruction code preceding set fast/set slow
 set fast/set slow + preceding not-less-than-3-cycle instruction
 = add control bit to instruction code succeeding set fast/set



*0: Frequency control signal for setting sysclk to oscillation clock cycle of oscin
 *1: Frequency control signal for setting sysclk to oscillation clock cycle divided by two of oscin

FIG. 8C




FIG. 9A




FIG. 9B




FIG. 10




FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C

